SYNTHESIZING NESTED LOOP ALGORITHMS USING NONLINEAR TRANSFORMATION METHOD

NCU Institutional Repository > 資訊電機學院 > 電機工程研究所 > 期刊論文 > Item 987654321/29483

jsp.display-item.identifier=請使用永久網址來引用或連結此文件: http://ir.lib.ncu.edu.tw/handle/987654321/29483

题名:	SYNTHESIZING NESTED LOOP ALGORITHMS USING NONLINEAR TRANSFORMATION METHOD
作者:	SHEU,JP;CHANG,CY
贡献者:	電機工程研究所
关键词:	PARALLEL PROCESSOR BOUNDS;FORTRAN-LIKE LOOPS;TIME
日期:	1991
上传时间:	2010-06-29 20:25:54 (UTC+8)
出版者:	中央大學
摘要:	In this paper, we synthesize nested For-loops with partitions on the innermost loop. First, we present a nonlinear transformation algorithm to exploit the parallelism of the For-loops. By the mapping of nonlinear transformation, iterations of For-loops can be executed in a parallel form. The proposed algorithm is useful in exploiting the parallelism of For-loops with one or more partitions on the innermost loop. Then, we also design algorithms to partition and map the nested For-loops onto the fixed size systolic arrays. Based on the time and space mapping schemes, all the iterations of For-loops can be correctly executed on the array processors in a parallel form.
關聯:	IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
显示于类别:	[電機工程研究所] 期刊論文

文件中的档案:

档案	描述	大小	格式	浏览次数
index.html		0Kb	HTML	499	检视/开启

在NCUIR中所有的数据项都受到原著作权保护.

社群 sharing