參考文獻 |
[1] ETSI EN 300 744, Digital Video Broadcasting(DVB), Framing structure channel coding and modulation for digital terrestrial television. European Standard.
[2] R. Andraka, "A survey of CORDIC algorithms for FPGAs, " Proc. ACM/SIGDA Conf., pp.191 1998.
[3] P.C. Wang, “Design and Implementation of Variable-Length Fast Fourier Transform Processor in OFDM Systems, ” National Central University, Master’s thesis, Jul. 2007.
[4] C.H. Kuo, “Design and Implementation of Viterbi Decoder for Multi-Rate Convolutional Code in DVB-T System, ” National Central University, Master’s thesis, Jul. 2010.
[5] W.L. Hsueh, “Reed-Solomon Decoder Hardware Implementation for Digital Video Broadcasting Standard for Terrestrial Transmission(DVB-T) Channel Coding, ” National Central University, Master’s thesis, Jul. 2007.
[6] W.Y. Huang, “Design and FPGA Implementation of An Improved Inter-Carrier Interference Mitigation Scheme for OFDM System in High-Mobility Environment, ” National Central University, Master’s thesis, 2010.
[7] W.D. Peng, “FPGA Implementation of 3780/2048/4096/8192Fast Fourier Transform Processor, ” Master’s thesis, National Central University, Jul. 2009.
[8] W.H. Tsai, “implement MPEG-2 multiplexer system on DVB-T, ” National Central University, Master’s thesis, Jul. 2007.
[9] F.S. Huang, “Design and Implementation of Synchronization System for DVB-T Receiver, ” National Central University, Master’s thesis, Jul. 2006.
[10] J. Song Z. Yang, L. Yang, K. Gong, C. Pan, J. Wang and Y. Wu, "Technical Review on Chinese Digital Terrestrial Television Broadcasting Standard and Measurements on Some Working Modes," IEEE Trans. on Broadcasting, vol. 53, pp. 1-7, Mar. 2007.
[11] Shousheng He and M. Torkelson, “Designing Pipeline FFT Processor for OFDM (de) Modulation, ”URSI Int. Symp. Signals, Systems, and Electronics, vol. 29, pp 257-262, Oct. 1998.
[12] Y.M. Chen and I.Y. Kuo, “Design of lowpass filter for digital down converter in OFDM receivers, ” International Conference on Wireless Networks, Comm. and Mobile Computing, vol. 2, pp. 1094-1099, Hawaii, USA, Jun. 2005.
[13] Y.M. Chen, “Design of Digital Front-End for OFDM Receivers with Asynchronous IF Sampling“, IEEE APWCS, Korea, 2006.
[14] E.R. Berlekamp, “Bit-Serial Reed-Solomon Encoders, ”IEEE Trans. Inform. Theory, vol. IT-28, no. 6, pp. 869-874, Nov.1982.
[15] H.M. Shao, T.k. Truong, L.J. Deutsch, J.H.Yuen, and I.S. Reed, “A VLSI Design of a Pipeline Reed-Solomon Decoder, ”IEEE Tran. On Computers, vol. C-34, no. 5, pp. 393-402, May 1985.
[16] M. Speth, S. Fechtel, G. Fock,and H.Meyr, “optimum receiver design for OFDM-based broadband transmission-part II: A case study, ”IEEE Trans. Communications, vol. 49, no. 4, pp. 571-578, Apr. 2001.
[17] J.J. van de Beek, M. Sandell, and P.O. Borjesson, “ML Estimation of time and Frequency Offset in OFDM System, ” IEEE Ttans. Signal Processing, vol. 43, pp. 761-766, Aug. 1997.
[18] S. He and M. Torkelson, "A new approach to pipeline FFT processor, " Proc. IEEE Int. Parallel Processing Symp., pp.766 -770, 1996 .
|